Skip to content

AI-driven IC design.
Built for your team.

I help companies implement AI-driven design from specification to sign-off, with their own tools and technologies.

Discuss your workflow
AI-driven IC design

From specification to sign-off.

Analog, digital and mixed-signal. A human-directed flow, demonstrated through real designs.

SAiR10 SAR ADC layout in 16 nm FinFET
16 nm FinFET
SAiR10 SAR ADC layout in 22 nm FD-SOI
22 nm FD-SOI

Layouts shown independently, not at a common scale.

Inside the portfolio

SAiR10 SAR ADC

10-bit · 5 MS/s asynchronous conversion.

Explore this design
Explore the designs
Locally hosted AI

Your infrastructure. Your tools. Human control.

AI models and agents run within your organization’s infrastructure, alongside your existing EDA tools. The workflow is designed to keep PDKs and confidential design data inside your controlled environment, without relying on external cloud AI services.

Within your organization’s infrastructure

Human oversight

Specifications & constraints · Key decisions · Review & release approval

Direction & feedback

Local AI agents

Planning & coordination · Design & implementation · Verification & iteration

Jobs & evidence

Local EDA environment

PDKs & design data · Simulation & layout · Extraction & sign-off

Simplified architecture. The complete workflow is tailored to your tools, technologies, PDK licensing, NDA, and security requirements through consulting.
From specification to sign-offHuman direction & review throughout
  1. SpecificationTargets & constraints
  2. DesignArchitecture · circuits · RTL
  3. VerificationSimulation & iteration
  4. LayoutPhysical implementation
  5. Sign-offExtracted verification

PVT · Monte Carlo · Extracted parasitics · Electromigration · IR drop · Reliability checks

Implement this workflow in your team

01

IC design workflows

AI-driven analog, digital and mixed-signal design, from specification to sign-off.

02

Hardware evaluation

AI-driven instrument control, automated experiments and result analysis.

03

Hardware security

Fault injection, physical-attack analysis and evaluation of countermeasures.

Raphael Viera

Raphael Viera · Mines Saint-Étienne

Assistant Professor · Secure Architectures and Systems

Experience supporting research and industry teams through consulting and invited talks on AI-driven engineering workflows and hardware security.

Let’s discuss your project
PlatformAiSICCircuits for people and AI. Invited lecture · 2026From Specification to Sign-OffAnalogue Insight Ltd. ResearchPublications & ideasHardware security and AI-driven workflows.